

What is claimed is:

1. An incrementer comprising:

a 4-bit zero detection unit, wherein said 4-bit detection unit groups every 4 bits of an operand, starting from the least significant bit, determines whether each 4-bit group includes a first logic state, and outputs a second logic state as first logic state inclusion information for each 4-bit group if the 4-bit group includes the first logic state and outputs the first logic state as first logic state inclusion information for each 4-bit group if the 4-bit group does not include the first logic state;

a flag information generation unit, wherein said flag information generation unit outputs flag information for each 4-bit group by generating the first logic state for the first group with the second logic state, starting from the LSB of the first logic state inclusion information for each 4-bit group, and for the following lower order groups, and generating the second logic state for higher order groups preceding the first group with the second logic state;

a 4-bit increment unit, wherein said 4-bit increment unit receives the operand and performs an increment on each 4-bit group; and

an increment output unit, wherein said increment unit performs a logical combination on the operand, the first logic state inclusion information for each 4-bit group, the flag information for each 4-bit group, and the increment value for each 4-bit group, and generates a whole increment value by outputting 4 bits of the first logic state for each 4-bit group, 4 bits of the operand for each 4-bit group, or 4 bits of the increment value for each 4-bit group.

2. The incrementer of claim 1, wherein the increment is performed in accordance with the following Boolean logic expressions,

IF $IN_{<0>}$ and $IN_{<1>} = "1"$,

$(IN+1)_{<3:2>} = IN_{C<3:2>},$

$(IN+1)_{<1:0>} = "00"$

IF $IN_{<0>}$ and $IN_{<1>} = "0"$,

$(IN+1)_{<3:2>} = IN_{<3:2>},$

$(IN+1)_{<1:0>} = IN_{C<1:0>},$

where IN represents the operand, IN+1 represents the increment value, IN_C represents a newly defined increment value, "0" represents the first logic state, and "1" represents the second logic state, and

$$IN_C<0> = \sim IN<0>$$

$$IN_C<1> = IN<0> \text{ OR } IN<1>$$

$$IN_C<2> = \sim IN_C<2>$$

$$IN_C<3> = IN<2> \text{ OR } IN<3>,$$

where IN represents the operand and IN_C represents a newly defined increment value.

3. The incrementer of claim 1, wherein the logical combination is performed in accordance with the following Boolean expression,

$$\text{IF } ZD = "0" \text{ and } CA = "0", IO = "0000",$$

$$\text{IF } ZD = "1" \text{ and } CA = "0", IO = IN+1,$$

$$\text{IF } CA = "1" (ZD = \text{don't care}), IO = IN,$$

where ZD represents the first logic state inclusion information for each 4-bit group, CA represents the flag information for each 4-bit group, IO represents the whole increment value for each 4-bit group, IN represents the operand, IN+1 represents the increment value, "0" represents the first logic state, and "1" represents the second logic state.

4. The incrementer of claim 1, wherein the incrementer operates when the 4-bit zero detection means, the flag information generation means, the 4-bit increment means, and the increment output means are activated in response to a clock signal.

5. The incrementer of claim 1, wherein, when the clock signal is inactivated, respective input nodes of output buffers of the 4-bit zero detection means, the flag information generation means, the 4-bit increment means, and the increment output means are precharged to a precharging voltage.

6. The incrementer of claim 5, wherein an inverter for inverting the precharging voltage and a PMOSFET for supplying the precharging voltage to

an input end of the inverter in response to an output of the inverter are used as the output buffers.

7. The incrementer of claim 6, wherein the output of the inverter is inverted to a second logic state when the clock signal is activated and a plurality of NMOSFETs, connected in series between the input nodes of the output buffers and a ground voltage, are activated.

8. An increment method of an incrementer comprising:
grouping every 4 bits of an operand, starting from the least significant bit;

determining whether a first logic state is included in each 4-bit group;

outputting first logic state inclusion information for each 4-bit group as a second logic state if the first logic state is included and as the first logic state if the first logic state is not included;

outputting flag information for each 4-bit group by generating the first logic state for the first group with the second logic state, starting from the LSB of the first logic state inclusion information for each 4-bit group, and for the following lower order groups, and generating the second logic state for higher order groups preceding the first group with the second logic state;

incrementing each 4-bit group; performing a logical combination on the operand, the first logic state inclusion information for each 4-bit group, the flag information for each 4-bit group, and the increment value for each 4-bit group; and generating a whole increment value by outputting 4 bits of the first logic state for each 4-bit group, 4 bits of the operand for each 4-bit group, or 4 bits of the increment value for each 4-bit group.

9. The increment method of claim 8, wherein the incrementing step is performed in accordance with the following Boolean logic expressions,

IF $IN_{<0>}$ and $IN_{<1>} = "1"$,

$(IN+1)_{<3:2>} = INC_{<3:2>}$,

$(IN+1)_{<1:0>} = "00"$

IF $IN_{<0>}$ and $IN_{<1>} = "0"$,

$(IN+1)_{<3:2>} = IN_{<3:2>}$,

$$(IN+1)<1:0> = INC<1:0>,$$

where IN represents the operand, IN+1 represents the increment value, IN_C represents a newly defined increment value, "0" represents the first logic state, and "1" represents the second logic state, and

$$IN_C<0> = \sim IN<0>$$

$$IN_C<1> = IN<0> \text{ OR } IN<1>$$

$$IN_C<2> = \sim IN_C<2>$$

$$IN_C<3> = IN<2> \text{ OR } IN<3> ,$$

where IN represents the operand and IN_C represents a newly defined increment value.

10. The increment method of claim 8, wherein the logical combination is performed in accordance with the following Boolean expression,

IF ZD = "0" and CA = "0", IO = "0000",

IF ZD = "1" and CA = "0", IO = IN+1,

IF CA = "1", IO = IN,

where ZD represents the first logic state inclusion information for each 4-bit group, CA represents the flag information for each 4-bit group, IO represents the whole increment value for each 4-bit group, IN represents the operand, IN+1 represents the increment value, "0" represents the first logic state, and "1" represents the second logic state.

11. The increment method of claim 8, wherein the incrementer operates when a 4-bit zero detection unit, a flag information generation unit, a 4-bit increment unit, and an increment output unit are activated in response to a clock signal.

12. The increment method of claim 11, wherein, when the clock signal is inactivated, respective input nodes of the output buffers of the 4-bit zero detection unit, the flag information generation unit, the 4-bit increment unit, and the increment output unit are precharged to a precharging voltage.

13. The increment method of claim 12, wherein an inverter for inverting the precharging voltage and a PMOSFET for supplying the precharging voltage to the input end of the inverter in response to the input of the inverter are used as output buffers.

14. The increment method of claim 13, wherein the output of the inverter is inverted to the second logic state when the clock signal is activated and a plurality of NMOSFETs, connected in series between the output nodes of the output buffers and a ground voltage, are activated.

15. An incrementer comprising:

a b-bit zero detection unit, wherein b is a number of bits greater than 3, where the b bits of an operand are grouped in an order resulting in b-bit groups, said detection unit outputs a first logic state inclusion information;

flag information generation unit, wherein said flag information generation unit outputs flag information for each b-bit group;

b-bit increment unit, wherein said b-bit increment means receives the operand and performs an increment on each b-bit group; and

increment output unit, wherein said increment means performs a logical combination and generates a whole increment value by outputting 4 bits of the first logic state for each 4-bit group, 4 bits of the operand for each 4-bit group, or 4 bits of the increment value for each 4-bit group.

16. The incrementer according to claim 15, wherein b is 4.

17. The incrementer according to claim 16, wherein the b bits of an operand are grouped in an order string from the least significant bit.

18. The incrementer according to claim 17, wherein the detection unit outputs determines whether each b-bit group includes a first logic state, and outputs a second logic state as first logic state inclusion information for each b-bit group if the b-bit group includes the first logic state and outputs the first logic state as first logic state inclusion information for each b-bit group if the b-bit group does not include the first logic state.

19. The incrementer according to claim 18, wherein the flag information generating unit generates flag information by generating the first logic state for the first group with the second logic state, starting from the LSB of the first logic state inclusion information for each b-bit group, and for the following lower order groups, and generating the second logic state for higher order groups preceding the first group with the second logic state.

20. The incrementer according to claim 19, wherein the logical combination operates on the operand, the first logic state inclusion information for each b-bit group, the flag information for each b-bit group, and the increment value for each b-bit group.

21. An increment method comprising:
grouping every b-bits of an operand forming b-bit groups;
determining whether a first logic state is included in each b-bit group;
outputting first logic state inclusion information for each b-bit group;
outputting flag information for each b-bit group;
incrementing each b-bit group by an increment value;
performing a logical combination on the operand, the first logic state inclusion information for each b-bit group, the flag information for each b-bit group, and the increment value for each b-bit group; and generating a whole increment value.

22. The method of claim 21, wherein b is 4.

23. The method of claim 22, wherein the step of grouping starts from the least significant bit of the operand.

24. The method of claim 23, wherein the step of outputting a first logic state inclusion information output a second logic state if the first logic state is included and as the first logic state if the first logic state is not included.

25. The method of claim 24, wherein the step of outputting flag information comprises:

generating the first logic state for the first group with the second logic state, starting from the LSB of the first logic state inclusion information for each b-bit group, and for the following lower order groups; and

generating the second logic state for higher order groups preceding the first group with the second logic state.

26. The method of claim 25, wherein a whole increment value is generated by outputting b-bits of the first logic state for each b-bit group, b-bits of the operand for each b-bit group, or b-bits of the increment value for each b-bit group.

27. An incrementer comprising:

a b-bit zero detection means, wherein b is > 3 , where said b-bit detection means groups every b bits of an operand, starting from the least significant bit, determines whether each b-bit group includes a first logic state, and outputs a second logic state as first logic state inclusion information for each b-bit group if the b-bit group includes the first logic state and outputs the first logic state as first logic state inclusion information for each b-bit group if the b-bit group does not include the first logic state;

a flag information generation means, wherein said flag information generation means outputs flag information for each b-bit group by generating the first logic state for the first group with the second logic state, starting from the LSB of the first logic state inclusion information for each b-bit group, and for the following lower order groups, and generating the second logic state for higher order groups preceding the first group with the second logic state;

a b-bit increment means, wherein said b-bit increment means receives the operand and performs an increment on each b-bit group; and

an increment output means, wherein said increment means performs a logical combination on the operand, the first logic state inclusion information for each b-bit group, the flag information for each b-bit group, and the increment value for each b-bit group, and generates a whole increment value

by outputting b bits of the first logic state for each b -bit group, b bits of the operand for each b -bit group, or b bits of the increment value for each b -bit group.

28. The incrementer of claim 27, wherein $b=4$.